Abstract-In this paper, a coherent subsampling digitizer for pulsed Doppler radar systems is proposed. Prior to transmission, the radar system modulates the RF pulse with a known pseudorandom binary phase shift keying (BPSK) sequence. Upon reception, the radar digitizer uses a programmable sample-andhold circuit to multiply the received waveform by a properly time-delayed version of the known a priori BPSK sequence. This operation demodulates the desired echo signal while suppressing the spectrum of all in-band noncorrelated interferers, making them appear as noise in the frequency domain. The resulting demodulated narrowband Doppler waveform is then subsampled at the IF frequency by a delta-sigma modulator. Because the digitization bandwidth within the delta-sigma feedback loop is much less than the input bandwidth to the digitizer, the thermal noise outside of the Doppler bandwidth is effectively filtered prior to quantization, providing an increase in signal-to-noise ratio (SNR) at the digitizer's output compared with the input SNR. In this demonstration, a delta-sigma correlation digitizer is fabricated in a 0.18-µm CMOS technology. The digitizer has a power consumption of 1.12 mW with an IIP3 of 7.5 dBm. The digitizer is able to recover Doppler tones in the presence of blockers up to 40 dBm greater than the Doppler tone.
biomedical systems [5] [6] [7] , and cellular networks [8] , [9] . Bandpass modulators have recently become a popular method for direct RF digitization in many systems as they offer potential solutions for software-defined radio [10] [11] [12] .
-based solutions have also been used in radar systems for a few applications such as beamforming [13] and human body monitoring systems [14] , [15] , but the full use of their benefits in radar systems has not yet been exploited.
In a Doppler radar system, a known reference signal is radiated from the antenna with the goal of determining the range and velocity of a target [16] [17] [18] [19] [20] [21] . This transmitted signal may be a pure frequency tone or a frequency chirp, or it may have some modulation scheme encoded such as binary phase shift keying (BPSK). The received echo at the antenna will be a time-delayed version of the transmitted signal with some additional Doppler frequency shift dependent on the target's velocity. Unlike standard communication systems where the receiver must attempt to determine the transmitted information sequence, since the modulation sequence is known a priori in radars, special techniques can be used to aid in the recovery of the received waveform to determine the target's range and velocity.
In very wide bandwidth linear frequency modulated radars, the chirp waveform is sometimes demodulated with a process known as stretch processing in order to reduce the signal bandwidth to ease processing of the signal [22] , which has typically been done in the digital domain. Demodulation of the received pulse in the analog domain has previously been reported in [19] and [20] , but in these cases, the output signal is still analog. In this paper, we extend this approach of stretch processing to the discrete-time analog domain and propose a -modulator-based ADC used in conjunction with the known pseudorandom BPSK sequence in order to simultaneously demodulate and digitize the signal. The demodulation operation reduces the signal bandwidth of the received echo. Since the bandwidth of the signal has been reduced, more of the spectrum can be filtered in the digital domain to improve signal-to-noise ratio (SNR). A secondary benefit of the analog demodulation operation is that any interferers appearing at the input, including interferers within the signal bandwidth, that are uncorrelated with the pseudorandom BPSK sequence will have their spectrums suppressed. This property produces a digitizer that is more tolerant to in-band blockers that can often appear with much greater power than the desired echo signal.
This paper is organized as follows. Section II reviews the previous work done in subsampling-based coherent receivers. Section III introduces a novel technique that uses a modulator to demodulate, subsample, and digitize a Doppler shifted and BPSK modulated echo signal while simultaneously suppressing interferers. Section IV covers the transistor level implementation of the proposed design. In Section V, the measurement results of the proposed receiver are presented with the final comments and conclusions discussed in Section VI. Fig. 1 shows an example of a pulsed-Doppler radar transceiver. This system measures the range and velocity of a target by detecting the transit time and Doppler shift of a reflected RF modulated pulse [16] , [17] . The transmitter consists of a pair of signal sources: a reference oscillator operating at f IF and a voltage-controlled oscillator operating at the RF frequency f VCO . The reference frequency is upconverted to f VCO − f IF , pulse modulated at a pulse repetition frequency f PRF , and modulated with a binary pseudorandom phase code. The resulting RF pulse is radiated from the antenna to a target and then reflected back to the antenna with some delay proportionate to the distance between the antenna and the target. The return signal also undergoes a Doppler shift in frequency f D dependent on the velocity of the target. The received signal at f VCO − f IF − f D is amplified, bandpass filtered, downconverted to f IF + f D , and subsampled by an ADC at a rate greater than or equal to one sample per pseudorandom phase bit. The sampled signal is then processed by a digital signal processor (DSP) to recover the range and velocity information.
II. SUBSAMPLING COHERENT DIGITIZERS
In some radar systems, the input SNR (SNR in ) is very low, perhaps as low as −50 dB. In these negative SNR in scenarios, the power of in-band thermal noise and in-band blockers is much greater than the quantization noise of even a single-bit quantizer. Therefore, increasing the resolution of the quantizer will have no major improvement on the output SNR ratio (SNR out ). Due to this, it has been desirable to quantize with monobit subsamplers, as illustrated in Fig. 2 (a) [16] . Receiver sensitivity is improved in the digital domain by integrating a series of pulses in order reduce the noise power by averaging. Integrating N pulses can improve the sensitivity by up to 10 log(N) dB, which allows the detection of large negative SNRs at the receiver input [16] , [23] .
In the monobit subsampler of Fig. 2 (a), dc offset can limit the sensitivity of the receiver. In [17] , a single-bit quantizer with delta modulation was introduced, which improves the sensitivity by subtracting the time-average value of the output from the input; thus, any degradation due to dc offset is suppressed. In both Fig. 2(a) and (b), due to the pseudorandom BPSK modulation, the signal power that is recovered at baseband is spread over some bandwidth that is more than an order of magnitude larger than the frequency range of possible Doppler frequency offset. The received digitized signal is then processed in the digital domain with operations such as: 1) averaging to minimize thermal noise and 2) deconvolution of the BPSK sequence to obtain the Doppler frequency tone. Since in-band blockers can be stronger than the Doppler signal by even 40 dB or more, it is not trivial to recover the desired information.
In the following section, a new technique is presented to digitize the output of the matched filter, which is briefly illustrated in Fig. 2(c) . In a conventional radar system, the BSPK modulated echo signal is demodulated after digitization by the DSP. In the proposed system, the BPSK information is removed during the subsampling process in order to reduce the bandwidth of the signal being quantized to a single frequency tone located at the Doppler frequency. At the same time, the remaining noise and blockers after the matched filter are convolved with the BPSK pulse code, thus spreading its energy over broader bandwidth. Since most of this noise will now fall out of the Doppler bandwidth, the majority of the noise can be filtered out in the digital domain in order to improve system SNR out .
III. PROPOSED COHERENT RECEIVER DESIGN
The proposed correlation digitizer design is illustrated in Fig. 3 . The input signal is assumed to have a pseudorandom ±1 BPSK modulation. Because the precise BPSK sequence is known to the system a priori at the time of transmission, it can be directly removed in the ADC's sample-and-hold process. Consider the received signal that contains the desired BPSK modulated pulse along with some blocker at frequency f b . This waveform is given by the expression
where BPSK(t) is the ±1 modulation as a function of time, t D is how much time delay has occurred due to the propagation of the radar pulse, A d and A b are the amplitudes of the desired signal and blocker, respectively, f D is the Doppler frequency impressed on the received signal by the target, and f IF,b is the downconverted frequency of the blocker. Note that in this paper we assume that t D is known. In many applications, this can be assumed to be the case. For example, in an autonomous vehicle, there may be a certain range of interest that a radar is looking at in front of the vehicle to determine if the brakes should be applied. Another example would be a perimeter alarm for a security system that may look for intruders at a specific predefined distance. In systems where the range is unknown, the radar may have a search phase where the system sweeps through a range of delays while seeking a target. Once a target is found at a specific range, a second phase of operation can be used to recover velocity information. Furthermore, due to the small chip area required for the proposed approach, several of the proposed circuits could be used in parallel to simultaneously scan multiple range swaths. In any case, it is assumed that t D is known in the system presented in this paper. How it is set or determined is beyond the scope of this paper. By multiplying the received signal by a properly timedelayed version of the BPSK sequence, the BPSK randomization is removed from the signal of interest and impressed upon the undesired blocker tone giving the demodulated input signal
since BPSK 2 (t − t D ) = 1. This is straightforward to do in the sample-and-hold process because only a muliplication is required. When BPSK = +1, the signal is passed as is; when BPSK = −1, an inversion is applied. In (2), the blocker tone located at f IF,b is BPSK modulated, which will spread its energy across a wide spectrum. An NRZ BPSK pulse with ±1V amplitude has the power spectral density (PSD)
where T is the symbol period. A blocker at frequency f b with amplitude A b will thus be BPSK modulated by the PN23 sequence resulting in the spectrum
which has a peak power T times less than the original blocker tone. For a 1-MHz clock rate, for example, this is a 10 log(1 × 10 −6 ) = −60 dB suppression of the blocker tone peak value in the output spectrum; the power of the blocker tone is spread over a frequency range of two to three times the clock frequency. Furthermore, because the desired Doppler tone is, for most applications, orders of magnitude lower than the BPSK modulation bandwidth, the majority of the broadband blocker PSD can be removed. After the input signal in Fig. 3 is demodulated in the sampleand-hold process, it is then digitized with a modulator sampled at f PRF . In this paper, it is assumed that f D is limited to the range of 0-20 kHz. The resulting digitized signal at the output of the modulator can then have all of the out-ofband noise low-pass filtered in the digital domain (e.g., in a decimation process), thus achieving better SNR at the digitizer output than was originally applied to the input of the digitizer.
The implementation of the sample-and-hold circuit and modulator of Fig. 3 is illustrated in Fig. 4 , ignoring R 2 and C 2 for now. The circuit is controlled by two main nonoverlapping clock phases φ 1 and φ 2 , which can easily be generated [24] .
The BPSK demodulation is implemented by the switches at the input, which are controlled by clock phases φ A1 , φ A2 , φ B1 , and φ B2 . These are expressed with simple logic functions
where P represents the properly time delayed BPSK sequence that was applied to the transmitted waveform, 
The signal transfer function (STF) of this first-order modulator is
while the noise transfer function (NTF) is
Assuming
while the NTF is reduced to
Observe from (9) that the loop's integrator does not filter the input signal. In a typical application employing a modulator such as this, the input must be bandlimited to less than f s /2 to avoid aliasing issues. This is not necessarily the case here due to the BPSK modulation/demodulation that is applied at the input, which will suppress out-of-band signals, essentially making them appear as noise; however, it is beneficial to filter out-of-band signals beforehand to keep the noise floor low.
Assuming that the quantization noise is random with a noise power density given by Q 2 (z), then the first-order approximation of the in-band signal-to-quantization noise ratio (SQNR) can be obtained as
where P in is the input power of the desired signal, SQNR quantizer is the SQNR of the standalone single bit quantizer, f BW is the maximum expected Doppler offset frequency, considered to be 20 kHz in this design, and T is the period of the sample clock, or 1/ f S . Equation (11) can be approximated as
In a first-order approximation, the SQNR of the modulator improves −5.2 + 30 log(OSR) dB with respect to the quantizer's SQNR. Employing the classic equation for SQNR of the standalone quantizer, given by 6.02N + 1.76, where N is the number of bits in the quantizer, (12) reduces to SQNR dB = 6.02 + 1.76 − 5.2 + 30 log(OSR) = 2.58 + 30 log(OSR).
The circuit of Fig. 4 is simulated with a BPSK modulated input located at the 40 MHz IF with a 4-kHz Doppler, and the resulting output spectrum is shown in Fig. 5 . As is typical in first-order modulators, there are several frequency spurs, which hinder the performance [25] . In order to reduce the spurious tones, an additional first-order low-pass filter is added between the amplifier and the comparator consisting of elements R 2 and C 2 , as shown in Fig. 4 . This filter reduced the spurious tones by approximately 10 dB as will be seen in the measurement results.
Equation (13) is what the output SNR would be for an input with large SNR. For noisy inputs, however, the output SNR will be less than what (13) predicts. Typically, the input signal bandwidth will be greater than the sample rate of the quantizer f s resulting in out-of-band noise folding back into the baseband spectrum rising the noise floor. This effect is illustrated in Fig. 6(a) and (b) . When the noise above the maximum expected Doppler frequency is filtered by the digital low-pass filter following the modulator, the SNR will increase as shown in Fig. 6(c) .
Assuming the input noise is limited to a noise equivalent bandwidth f NEB , the in-band (0-20 kHz) SNR will be limited to
Assuming that the Doppler bandwidth is limited to 20 kHz, the OSR is 25 when sampled at f s = 1 MHz. For input signal bandwidths less than 25 MHz, the output SNR will be greater than the input SNR after lowpass filtering of the digitized samples. As an example, if the matched filter bandwidth is 10 MHz, the output noise will be 3.9 dB better than the input SNR until the thermal noise becomes lower than the quantization noise. At this point, the SNR will be limited by (13) , which is 44.5 dB when the OSR is 25. This example is illustrated in Fig. 7 .
IV. CIRCUIT IMPLEMENTATION
The architecture of Fig. 4 was designed in a TowerJazz 0.18-μm CMOS SOI process. Capacitors C i , C d , and C f were all 1 pF. The RC network of R 2 and C 2 added for spur reduction consisted of 50-k resistors and 40-pF capacitors. The BPSK modulation used was a pseudorandom PN23 sequence. The reference voltage for the DAC was 200 mV resulting in a 400-mV differential for the full-scale amplitude. The modulator was sampled at 1 MHz resulting in an OSR of 25 for a 20-kHz signal bandwidth. The expected peak SQNR from (13) is 44.5 dB.
The amplifier used in the integrator of the modulator is a folded cascode amplifier, which is shown in Fig. 8 . Simulations show that the amplifier uses a 550-μA bias current and achieves a dc gain of 46 dB. The gain-bandwidth product is 69 MHz with a phase margin of 86°. The 99% settling time for the amplifier output in the closed-loop system is 46 ns. Fig. 9 shows the comparator used for the sampling operation, which is a dynamic comparator. When the sample clock signal goes high, the comparator makes a decision, pulling one output to V DD and the other down to ground. This causes the following SR-latch to set the output to either 0 or 1. When Fig. 8 . Schematic of amplifier used in integrator. Fig. 9 . Schematic of comparator used with SR-latch used to hold the output bit when the comparator is being reset. the clock signal goes low, both of the comparator outputs are pulled to V DD causing the SR-latch to hold its value until the next sample phase.
V. MEASUREMENT RESULTS
The proposed coherent monobit subsampling receiver was designed and fabricated in a TowerJazz 0.18-μm CMOS SOI process. The chip microphotograph is shown in Fig. 10 . The active area for the chip is 225 μm by 550 μm for a total active area of 0.124 mm 2 . The total power consumption for the digitizer is 1.12 mW, which includes the power consumption of the modulator, nonoverlapping clock generator, and alldigital logic. The measurement setup for the characterization of the coherent digitizer is shown in Fig. 11(a) with a block diagram representation illustrated in Fig. 11(b) . A signal generator was used to supply an input at 40.00409 MHz, which was BPSK modulated with a PN23 pseudorandom sequence. The 4.09-kHz shift in frequency from the 40-MHz IF was chosen to emulate a Doppler shift. This tone was added with a power combiner to either another signal generator output representing a blocker tone or a noise source, depending on the current measurement; in the measurement of Fig. 11(a) , the noise source is connected. The combined signal is then converted into a differential signal on the printed circuit board and applied to the coherent digitizer. The BPSK sequence is also provided to the device under test along with a 1-MHz reference clock used in the generation of the nonoverlapping clock phases φ 1 and φ 2 . The output bit stream is buffered with an inverter chain and captured with a digital signal analyzer. The output data was then analyzed on a computer in MATLAB to quantify all measurement results.
The downconverted output of the digitizer is shown in Fig. 12 given a −15-dBm (with respect to 50 ), 40.00409-MHz BPSK modulated input with the clocked at 1 MHz. Fig. 12(a) shows the time-domain output with the characteristic pulse width output that is typical of single-bit modulators. The output spectrum is shown in Fig. 12(b) , which shows the noise shaping behavior of the ADC. To test the linearity of the -modulator-based digitizer, two tones were generated at 40.004 and 40.005 MHz. The BPSK modulation from the source was disabled for this measurement due to functionality limitations in the signal generator. The input power was swept, and the output spectrum was computed in MATLAB. Fig. 13 shows the results for the linearity measurements. The IIP3 can be extrapolated to be 7.5 dBm. Any nonlinearities that are introduced at the input due to the source or input switches will appear at integer multiples of f IF + f D , which alias back to baseband due to the subsampling. These terms are in addition to the nonlinearities introduced by the modulator. In order to measure the in-band blocker tolerance of the receiver, a nonmodulated blocker tone at 40.006 MHz was added to the BPSK modulated input signal at 40.00409 MHz with a power combiner. The signal tone had an input power of −45 dBm, while the blocker power was swept from −45 to −5 dBm. As an example, Fig. 14(a) shows the input spectrum when the blocker tone is −15 dBm, or 30 dB greater than desired signal. The power of the input signal is sinc distributed since the Doppler tone is BPSK modulated by the pseudorandom sequence. Fig. 14(b) shows the spectrum of the output of the digitizer. The Doppler tone at 4.09 kHz is the only visible tone. The blocker has been randomized in front of the modulator and now appears as in-band noise distributed over the 1-MHz bandwidth approximately 50 dB lower than the initial power of the blocker tone. This is close to what is predicted by (4) . Due to the additional sidelobes of the sinc function that alias in-band, the noise floor is slightly higher than (4) suggests. Fig. 15 shows how increasing the blocker power rises the noise floor at the output of the modulator. Fig. 16 shows the SNR of the output signal assuming that the out-ofband noise is removed by the DSP. The bandwidth for noise integration is assumed to be dc to 20 kHz. For small blocker powers, the noise level of the output spectrum is defined by the quantization noise of the digitizer. As the blocker power increases, the noise floor will rise decreasing the SNR. When the blocker power is −5 dBm, or 40 dBm greater than the signal, the signal tone will become buried in the noise floor. In this case, due to the delay being known a priori, correlated integration can be done by the DSP to recover the signal with desired SNR [16] , [23] .
To measure the tolerance of the digitizer to noise, the input signal was added to a noise source through a power combiner. The noise source used was a NoiseCom NC1107A, which produces a white noise from 100 Hz to 100 MHz. This noise was filtered with a 30-MHz bandpass filter centered at approximately 40 MHz and adjusted to the desired level using in-line attenuators. Fig. 17 shows the input spectrum of the signal after the bandpass filter when the input SNR to the modulator is −10 dB. Also shown in Fig. 17 is the signal spectrum with no noise added. As can be seen, the signal is buried below the noise floor. After digitization, the output spectrum that is obtained is shown in Fig. 18 . The Doppler tone is clearly visible. Due to the out-of-band noise folding back in-band due to the subsampling, the noise floor rises. Since the input bandwidth to sample rate ratio is greater than the OSR of the modulator, the SNR slightly decreases to −12 dB, as can be expected from (14) .
To measure the SQNR of the modulator, the input power was swept with a BPSK modulated input at 40.00409 MHz; no blockers or additional noise was added. Fig. 19 shows the SQNR plot measurement. The peak value of the SQNR is 43.6 dB, which is approximately 7b. This corresponds well to what is predicted by (13) . Once the input voltage swing exceeds the reference voltage, the SNR will rapidly decrease since the modulator is becoming unstable [25] . All of the measurement results described above are summarized in Table I .
VI. CONCLUSION
In this paper, a technique to demodulate and digitize a received echo for a pulsed Doppler radar system has been presented. By knowing the BPSK information sequence a priori, a BPSK sequence delayed to correspond to the range to the target can be applied to the input to demodulate the received signal and suppress all in-band and out-of-band blockers before being processed by the digitizer.
After demodulation of the received pulse in the analog domain, a modulator subsamples and digitizes the received pulse to recover the Doppler tone. Since the bandwidth of the output signal is decreased from the input, the total integrated noise can be reduced resulting in an improved SNR at the digitizer's output, provided that the matched filter bandwidth is small enough.
The digitizer achieves 7.5-dBm IIP3 with a power consumption of 1.12 mW. Based on a basic switched capacitor modulator, the proposed approach is a simple method to improve the SNR of the received Doppler-shifted pulse while being resilient to blockers that are up to 40 dB larger than the desired signal.
